Statistics for Top 99 Results
Filter:
Domain Registration Date Filter
2
Multiplexer Design using Verilog HDL - GeeksforGeeks
https://www.geeksforgeeks.org/multiplexer-design-using-verilog-hdl/
5
Verilog code for 2:1 MUX
https://lightsalmon-shrew-935630.hostingersite.com/verilog-multiplexer-2x1/
7
Multiplexer Case Statement Example (Verilog) - 2024.2 English
https://docs.amd.com/r/en-US/ug901-vivado-synthesis/Multiplexer-Case-Statement-Example-Verilog
8
Verilog: Mux 2 to 1 (Multiplexer) | by Nima Akbarzadeh - Medium
https://medium.com/%40nimk/verilog-mux-2-to-1-multiplexer-9ca28072c255
9
4:1 Multiplexer Functionality & RTL Design in Verilog & SystemVerilog
https://www.youtube.com/watch?v=VelqbMaw3k4
10
Modeling Multiplexers — Documentation - Verilog-AMS
https://verilogams.com/tutorials/multiplexers.html
11
Verilog multiplexer - Stack Overflow
https://stackoverflow.com/questions/67623403/verilog-multiplexer
12
What is the best way to design a big mux in Verilog/VHDL? - Reddit
https://www.reddit.com/r/FPGA/comments/o2vv0j/what_is_the_best_way_to_design_a_big_mux_in/
13
verilog bi-directional MUX - Adaptive Support - AMD
https://adaptivesupport.amd.com/s/question/0D52E00006hpek4SAA/verilog-bidirectional-mux?language=en_US
17
Optimizing 8 to 1 mux (32 bit inputs), with shortest delay
https://stackoverflow.com/questions/77889320/optimizing-8-to-1-mux-32-bit-inputs-with-shortest-delay
18
SystemVerilog output issue with "m" in a 5-to-1 Mux
https://electronics.stackexchange.com/questions/615879/systemverilog-output-issue-with-m-in-a-5-to-1-mux
19
Verilog code for 4:1 Multiplexer (MUX) - All modeling styles ...
https://technobyte.org/verilog-multiplexer-4x1/
21
N:1 MUX Verilog Code | Reddy Bharath Chand - LinkedIn
https://www.linkedin.com/posts/reddy-bharath-chand_n1-mux-verilog-code-activity-7123667281192124416-FS8t
22
Verilog code for 8:1 Multiplexer (MUX) - All modeling styles
https://technobyte.org/verilog-multiplexer-8x1/
23
verilog- parameterized mux - Intel Community
https://community.intel.com/t5/FPGA-Intellectual-Property/verilog-parameterized-mux/td-p/80554
24
4:1 MUX Verilog Code: Behavioral Modeling with If-Else & Case ...
https://www.youtube.com/watch?v=igvvwCbudNA&pp=0gcJCdgAo7VqN5tD
25
Efficient way to connect 250:1 MUX in Verilog - Forum for Electronics
https://www.edaboard.com/threads/efficient-way-to-connect-250-1-mux-in-verilog.287221/
26
Design of 4×2 Multiplexer using 2×1 mux in Verilog | Brave Learn
https://bravelearn.com/design-of-4x2-multiplexer-using-2x1-mux-in-verilog/
27
4:1 MUX in Verilog: Code, Testbench, Simulation, and FPGA ...
https://www.youtube.com/playlist?list=PLpPqMXJWWjSqmFIZwnnIJm-cf1AOuSAGQ
28
Designing Multiplexers in Verilog and SystemVerilog - Circuit Cove
https://circuitcove.com/design-examples-multiplexers/
29
Function syntax in Verilog(4:1 mux implementation using 2:1 mux)
https://www.youtube.com/watch?v=-3Bj1EfeaLg
30
Verilog code for 8_1 Multiplexer (MUX) - All modeling styles - Scribd
https://www.scribd.com/document/845796985/Verilog-code-for-8-1-Multiplexer-MUX-All-modeling-styles
32
4×1 MUX using Verilog parallel Logic - electromania! - WordPress.com
https://electromaniaweb.wordpress.com/2019/01/22/4x1-mux-using-verilog-parallel-logic/
33
getting-started-with-verilog/Multiplexers and De ... - GitHub
https://github.com/aklsh/getting-started-with-verilog/blob/master/Multiplexers%20and%20De-Multiplexers/mux2nTo1.v
34
Verilog code for 4:1 MUX - VLSI Design Related Materials
http://soc-vlsi-design.blogspot.com/2017/07/verilog-code-for-41-mux.html
35
verilog code for 2:1 Mux in all modeling styles - YouTube
https://www.youtube.com/watch?v=vVdQVxnbPgI&pp=ygUPI3J4Y2V0ZXJtdXhjb2Rl
36
Need help with N bit mux in verilog : r/FPGA - Reddit
https://www.reddit.com/r/FPGA/comments/4fzjw8/need_help_with_n_bit_mux_in_verilog/
37
System Verilog: Multiplexer - SemiSaga.com
https://www.semisaga.com/2019/04/system-verilog-multiplexer.html
39
Verilog code for 2:1 MUX|2:1 Multiplexer Functionality & RTL Design ...
https://www.youtube.com/watch?v=6miG3KbVLhU
40
[PDF] Multiplexers — Two Types + Verilog - UMD ECE Class Sites
http://classweb.ece.umd.edu/enee245.F2016/Lab7.pdf
41
8x1 Multiplexer (Behavioral) Implementation in Verilog - Medium
https://medium.com/%40raoumer160903/8x1-multiplexer-behavioral-implementation-in-verilog-7e6cc560dfd1
42
MUX verilog code - fpga - Electronics Stack Exchange
https://electronics.stackexchange.com/questions/58856/mux-verilog-code
43
4:1 MUX using verilog - GitHub Gist
https://gist.github.com/jeongukjae/3572f069699214a2f856a35e9edc074e
44
System Verilog (Tutorial -- 4X1 Multiplexer) | PPT - SlideShare
https://www.slideshare.net/slideshow/system-verilog-4x1-multiplexer-tutorial/236107240
45
How to design multiplexers in Verilog - inPlace
https://www.inplace-da.com/post/how-to-design-multiplexers-in-verilog
49
4 To 1 Multiplexer Verilog Code Gate Level - Google Docs
https://docs.google.com/file/d/17FWUBxn7FF9CkPiNOwKg45xwgbtw3HgC/edit?tihotsribo=minscomptwinan
51
(原創) 多工器MUX coding style整理(SOC) (Verilog) (Quartus II) - 博客园
https://www.cnblogs.com/oomusou/archive/2010/09/05/verilog_mux2.html
53
verilog-a model of 8-to-1 analog mux needed - Forum for Electronics
https://www.edaboard.com/threads/verilog-a-model-of-8-to-1-analog-mux-needed.128990/
55
Verilog code (structural coding) of 2:1 mux basic - YouTube
https://www.youtube.com/watch?v=KkntzYF3aV0
57
Multiplexers in Digital Logic - GeeksforGeeks
https://www.geeksforgeeks.org/multiplexers-in-digital-logic/
58
Implementation of 2:1 Multiplexer Circuit using Verilog HDL - YouTube
https://www.youtube.com/watch?v=Sbe36vGbsR0
59
How to Implement 4*1 mux by using 2*1 on System Verilog. - YouTube
https://www.youtube.com/watch?v=ZvkCG-d8l0E
60
Dataflow level Verilog Code of 4-to-1 Multiplexer/Mux ... - YouTube
https://www.youtube.com/watch?v=8Z96GEWNaZI
61
Implementation of 4:1 Multiplexer Circuit using Verilog HDL - YouTube
https://www.youtube.com/watch?v=R_DPCKsgRLg
62
Digital Electronics MCQ (Multiple Choice Questions) - Sanfoundry
https://www.sanfoundry.com/1000-digital-circuits-questions-answers/
63
verilog code for 4x1 mux using 2x1 with testbench - YouTube
https://www.youtube.com/watch?v=TLT8B-L_6ck
64
Xilinx IP 解析之Block Memory Generator v8.4 ——01-手册重点解读 ...
https://blog.csdn.net/weixin_42837669/article/details/148493346
65
4 to 1 MUX Verilog Code using Gate Level Modelling | VLSI Design
https://www.youtube.com/watch?v=HzT5BUe7FFk
67
Write a Verilog HDL program in Hierarchical Structural model for 16 ...
https://www.youtube.com/watch?v=kFxCu5ARLUU
68
Basics of Verilog, Need of HDL, Design MUX using ... - YouTube
https://www.youtube.com/watch?v=1iQTYnwPdTY
70
#19 Verilog Code for 4:1 Mux using 2:1 Mux | VLSI in Tamil - YouTube
https://www.youtube.com/watch?v=WeZQdRGUiTI
71
4:1 mux verilog code (data flow modelling) EDA playground - YouTube
https://www.youtube.com/watch?v=LwYbqshBhM8
72
System Verilog: Larger multiplexer and procedural blocks example 1/3
https://www.youtube.com/watch?v=xdUcyrSBPWk
74
Verilog Code for a 16:1 Multiplexer using Keyword TASK and verify ...
https://www.youtube.com/watch?v=ydAbfXLhXaA
75
What is MUX? | Verilog Coding Styles | Digital Circuit Design
https://www.youtube.com/watch?v=5EWhyCRnk8A
76
Verilog Code for 4:1 Multiplexer in Dataflow (using Ternary Operator)
https://www.youtube.com/watch?v=RL7HCMzhREE
77
Simulating a 4:1 MUX in Verilog Using Xilinx Vivado ... - YouTube
https://www.youtube.com/watch?v=h6crkzSpb88
78
Multiplexer implementation using Verilog code - YouTube
https://www.youtube.com/watch?v=aYjwoRh5JZ4
79
4 to 1 Mux using 2 to 1 Mux || Verilog HDL || Learn Thought - YouTube
https://www.youtube.com/watch?v=AEN7SiJWcGE
80
Learn to code system Verilog Multiplexer(Mux) Testbench simulation ...
https://www.youtube.com/watch?v=F2vnZCyU8Rw
82
2-Bit Multiplexer with Modular Implementation in Verilog [English]
https://www.youtube.com/watch?v=nXUHnSwp2qk
83
4:1 mux using 2:1 verilog code #vlsi #verilog #mux - YouTube
https://www.youtube.com/watch?v=Ippzku44Kt4
84
Tutorial 22: Verilog code of 1 to 2 de-mux using Case statement
https://www.youtube.com/watch?v=9IO_th4kCuQ&pp=ygUQI2Nhc2VfaW5fdmVyaWxvZw%3D%3D
87
2 x 1 multiplexer explained | testbench code | simulation - YouTube
https://www.youtube.com/watch?v=nTVdDIn-vMk
89
#2 verilog code for mux 4:1 in different modelling style - YouTube
https://www.youtube.com/watch?v=pYARm5Cz1WE
90
2 1 mux structutal coding verilog tutorial 2 waveform - YouTube
https://www.youtube.com/watch?v=UG3tBST9aho
93
Test Bench Verilog HDL || Learn Thought || S Vijay Murugan
https://www.youtube.com/watch?v=n2i5gsZKisg
94
Demonstration of 4:1 multiplexer using verilog program with test ...
https://www.youtube.com/watch?v=Q4lfV5sRF84
95
Behavioural code for 2:1 MUX using verilog coding / 2:1 ... - YouTube
https://www.youtube.com/watch?v=UEkg-Mfk_FQ
98
Tutorial 24: Verilog code of 1 to 8 de-mux using Instantiation concept
https://www.youtube.com/watch?v=0hRh7ZDW7dg
99
#12 1 4 De mux using Verilog || Eda playground - YouTube
https://www.youtube.com/watch?v=NkYfi2NfGco